UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61196

2014.2 Vivado Partial Reconfig - How do I get the total number of leaf-level pin connections in the PR flow?

Description

How do I get the total number of leaf-level pin connections in the PR flow?

Solution

To get the total number of leaf-level pins they connect to:

set clocks [get_pins u_ulpu_pr_top/clk_sys*]

foreach clock $clocks {

   puts "Number of loads for $clock:  \t[llength [get_pins -leaf -of [get_nets -of [get_pins $clock]]]]"

}

 

Number of loads for u_ulpu_pr_top/clk_sys_122m88:      394

Number of loads for u_ulpu_pr_top/clk_sys_156m25:      39124

Number of loads for u_ulpu_pr_top/clk_sys_200m:        4

Number of loads for u_ulpu_pr_top/clk_sys_245m76:      15483

Number of loads for u_ulpu_pr_top/clk_sys_250m:        4

Number of loads for u_ulpu_pr_top/clk_sys_312m5:       4

Number of loads for u_ulpu_pr_top/clk_sys_50m:         1082
AR# 61196
Date Created 06/19/2014
Last Updated 06/20/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2014.2