UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61200

Vivado Partial Reconfiguration - How do I manually control the placement of the PartPins in a Partial Reconfiguration flow?

Description

How do I manually control the placement of the PartPins in a Partial Reconfiguration flow?

Solution

Poor placement does affect the design (resulting in timing and/or routing issues) in PR flow.

You can manually control the placement of PartPins using HD.PARTPIN_RANGE. 

It is possible to put a custom range on the SERDES pins for the right side of the RP Pblock only. 

For example:
 
set_property HD.PARTPIN_RANGE SLICE_X0Y0:SLICE_X1Y1 [get_pins <RP_cellName>/<serdes_pins>]

The x0y0/x1y1 would be coordinates along the right side of the Pblock.

The PartPin range does need to be kept within the Pblock range.

For more details on HD.PARTPIN_RANGE, please review (UG909) Vivado Partial Reconfiguration and search for PARTPIN_RANGE.
AR# 61200
Date Created 06/19/2014
Last Updated 12/04/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite
  • Vivado Design Suite - 2014.4
  • Vivado Design Suite - 2014.3
  • More
  • Vivado Design Suite - 2014.2
  • Vivado Design Suite - 2014.1
  • Less