UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61248

AXI Bridge for PCI Express v2.3 (Rev1) - Incorrect Generation of x8 link width core at Gen2 Speed

Description

Version Found: v2.3 (Rev1)
Version Resolved and other known issues: (Xilinx Answer 54646)

When generating the AXI Bridge for a PCI Express v2.3 (Rev1) core, the tool allows the core to be generated for x8 Gen2. 

However, the core only supports up to x4 link width at Gen2 speed. 

x8 link width is supported only for Gen1 speed.

Solution

This is a known issue and will be fixed in a future release of the core.

Note: "Version Found" refers to the version where the problem was first discovered.

The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History:
24/06/2014 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54646 AXI Bridge for PCI Express - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 61248
Date Created 06/24/2014
Last Updated 01/26/2015
Status Active
Type Known Issues
IP
  • AXI PCI Express (PCIe)