UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61249

7 Series Integrated Block for PCI Express v3.0 (Rev2) - PIPE Simulation and External PIPE Interface options permanently disabled in RP mode

Description

Version Found: v3.0 (Rev2)
Version Resolved and other Known Issues: See (Xilinx Answer 54643)

When generating the 7 Series Integrated Block for PCI Express v3.0 (Rev2) core in RP mode, PIPE Simulation and External PIPE Interface options cannot be enabled.

This issue exists only in RP mode and not if the core is generated as an endpoint.

Solution

This is a known issue and will be fixed in a future release of the core.

Note: "Version Found" refers to the version where the problem was first discovered. 

The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History:
06/24/2014 - Initial Release   

Linked Answer Records

Master Answer Records

AR# 61249
Date Created 06/24/2014
Last Updated 06/24/2014
Status Active
Type Known Issues
IP
  • 7 Series Integrated Block for PCI Express (PCIe)