We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61295

MIG 7 Series RLDRAMII - For x36 designs the QK/QK# clocks capture the wrong data byte groups


Version Found: MIG 7 Series v2.0 Rev 2
Version Resolved: See (Xilinx Answer 54025)

For x36 components QK0/QK#0 are edge aligned with DQ0-DQ17 and QK1/QK#1 with DQ18-35.

However, in some configurations MIG has this alignment swapped which can cause hardware failures due to trace length mismatch and edge misalignment.


This can be fixed by modifying the top-level pinout parameters of MIG.

Below is an example of the parameters and how to change the CPT_CLK_SEL_B# parameters:

   parameter CPT_CLK_SEL_B0  = 32'h11_11_12_12,
Should be changed to:
   parameter CPT_CLK_SEL_B0  = 32'h12_12_11_11,

Revision History
06/16/2014 - Initial release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 61295
Date Created 06/26/2014
Last Updated 07/01/2014
Status Active
Type Known Issues
  • Kintex-7
  • Virtex-7
  • MIG 7 Series