We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61299

[Common 17-69] Command failed: The design mode of 'sources_1' must be PinPlanning


The following critical warning occurs in synthesis if your XDC contains some I/O planning specific commands:

[Common 17-69] Command failed: The design mode of 'sources_1' must be PinPlanning

The associated XDC line might look like this:

set_property DIRECTION IN [get_ports {Ch_Sel_Ch1[0]}]


The set DIRECTION command is expected to be used in an empty I/O planning project, where no details of the design are available.

In an RTL project, the direction definition is in the top level RTL file and this command is not applicable.
You need to manually remove these commands from the XDC file.
AR# 61299
Date Created 06/27/2014
Last Updated 03/24/2015
Status Active
Type General Article
  • Vivado Design Suite