We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61345

Vivado Sysgen - Generation of any compilation target fails if the directory path includes brackets and/or hyphens


When generating the HDL Netlist or Synthesized Checkpoint compilation targets along with the other compilation targets, output products are not correctly generated when brackets or hyphens are included in the directory path.

Example path:

"M:\Xilinx_Workspace\testcase\03_test_(2014-05-16)_R2013b\03 Testing\04 Testingr\11 Testing"

Is this a known issue?


This is a known issue and modifying the above path to remove the brackets and hyphens will allow you to work around this.

Example of a modified path:

"M:\Xilinx_Workspace\testcase\03_test_2014_05_16_R2013b\03 Testing\04 Testingr\11 Testing"

Note: Path lengths can also be an issue on the Windows O/S. 

In some cases after modifying the path to remove brackets and hyphens an Error will still occur due to the path length to the current working directory. 

Shortening the path will resolve this issue.

AR# 61345
Date Created 07/02/2014
Last Updated 07/02/2014
Status Active
Type Known Issues
  • System Generator for DSP
  • Vivado Design Suite - 2014.2