UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61430

LogiCORE IP AXI4-Stream to Video Out v3.0 - Why does the AXI4-Stream to Video Out core fail to lock, when the TVALID is deasserted ('0') before TLAST is asserted ('1')?

Description

Why does the AXI4-Stream to Video Out core fail to lock when the TVALID is deasserted ('0') before TLAST is asserted ('1')?

Solution

When used in slave timing mode, the core currently expects regular blanking periods in order to achieve lock.

In most cases, a 'blanking' period is represented in AXI Stream protocol by tvalid being deasserted for several cycles after tlast is asserted.

When the blanking period occurs before tlast or in the middle of a line, the core might not lock.

Users must assert TLAST with the last pixel of the line.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54517 LogiCORE IP AXI4-Stream to Video Out - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 61430
Date Created 07/09/2014
Last Updated 09/16/2014
Status Active
Type General Article
IP
  • AXI4-Stream to Video Out