We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61448

2014.2 Vivado IPI - OTN IP simulation error


The OTN IP is delivered with the pre-compiled unisim_mod library, however another part of my design (RTL outside of OTN) is using the unisim library. 

When running the simulation, I receive the following error:

Region: /test_top
# ** Error: (vsim-3067) Debug module 'C:/modeltech64_10.0d/lib_questasim64_10.3_Vivado2014.1/unisim.ramb18e1(ramb18e1_v)' called from nondebug module 'D:/*******/simulation/Lib_OTL_4_10_R1.1.alarms_processor(low_level_definition)'.


This seems to be a conflict between the two libraries. 

How can I resolve this?


OTN IPs will be delivered with the pre-compiled library unism_mod.

This is compiled with the nodebug=ports option.
The work-around is to recompile the unisim library with this option in ModelSim.

The disadvantage is that you will only have visibility on the ports of the UNISIM components, and you will not be able to dive down and examine the signals inside.

AR# 61448
Date 03/09/2015
Status Active
Type General Article
  • Virtex-7
  • Vivado Design Suite - 2014.2
Page Bookmarked