We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61550

Vivado IP Integrator - Zync Processor DDR interface is missing some constraints for DDR_ck_n and DDR_ck_p IO ports


After running implementation for my Block Design (BD) which contains the Zync Processing System with DDR3L interface enabled, I notice that the DDR_ck_n and DDR_ck_p IO ports do not have the correct IOSTANDARD applied.

They default to LVCMOS18 which is not correct for a DDR3L (low power DDR3).

Is this a known issue or expected behavior?


This is a known issue which is present in Vivado 2014.2.

To work around this problem, please manually constrain the IOSTANDARD in your project XDC file as follows:

set_property IOSTANDARD DIFF_SSTL135 [get_ports DDR_ck_n]
set_property IOSTANDARD DIFF_SSTL135 [get_ports DDR_ck_p]

This issue is fixed starting in Vivado 2014.3.

AR# 61550
Date 03/16/2015
Status Active
Type General Article
  • MIG 7 Series
  • MIG
Page Bookmarked