UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
The directives that need to be used are shown below as pragma with the example array definition in the top level:
void mytop(..., mydatatype myarray[MYWIDTH], ...)
#pragma HLS RESOURCE variable=myarray core=RAM_1P_BRAM metadata="-bus_bundle BUS_CTRL"
#pragma HLS INTERFACE ap_memory port=myarray
Note: Because the array is passed at the top level, the array must be initialized from the outside of the IP as happens here.
In practice this in the C TB or embedded processor C code.
This feature is not supported by the new "native AXI interface" directives that have been introduced with Vivado HLS 2014.1/.2, however this feature will be supported in a future release.
In the meantime, the other directives need to use the same style:
#pragma HLS RESOURCE variable=return core=AXI4LiteS metadata="-bus_bundle BUS_CTRL"
vivado_hls -f run_hls.tcl
Name | File Size | File Type |
---|---|---|
AR61567_v1_old_interface.zip | 2 KB | ZIP |
AR# 61567 | |
---|---|
Date | 07/25/2014 |
Status | Active |
Type | Solution Center |
Tools |
|