We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61598

Design Advisory Master Answer Record for Kintex UltraScale FPGA


Design Advisory Answer Records are created for issues that are important to designs currently in progress and are selected to be included in the Xilinx Alert Notification System.

This Design Advisory covers the Kintex UltraScale FPGA and related issues which impact Kintex UltraScale FPGA designs.


Design Advisories Alerted on Nov 30, 2015

11/30/2015 (Xilinx Answer 65998) Design Advisory - System Monitor and PCI Express: I2C_SDA, I2C_SCL, PERSTN0 or PERSTN1 I/O pins have lower than expected Pin voltage levels

Design Advisories Alerted on Oct 19, 2015

10/19/2019 - (Xilinx Answer 65710) Design Advisory for Kintex UltraScale Speed Files - -3 speed files incorrectly released for KU095

Design Advisories Alerted on July 06, 2015

07/06/2015 (Xilinx Answer 64838) Design Advisory for UltraScale FPGA Transceivers Wizard: GTH Production Updates in Vivado 2015.2

Design Advisories Alerted on May 04, 2015

05/04/2015 (Xilinx Answer 64347) Design Advisory for UltraScale Speed Specification - 2015.1 Production Speed Specification Changes

Design Advisories Alerted on March 02, 2015

03/09/2015 (Xilinx Answer 63698) Design Advisory for UltraScale Kintex FPGA Speed Files - Possible Hold Violation on dedicated SRL - SRL paths with CFGLUT5

Design Advisories Alerted on December 01, 2014

12/01/2014 (Xilinx Answer 62870) Design Advisory for package changes for Virtex UltraScale devices and Kintex UltraScale devices

Design Advisories Alerted on November 10, 2014

11/10/2014 (Xilinx Answer 62631) Design Advisory for Vivado 2014.3 - Program eFUSE Registers operation failure for 7 series and UltraScale FPGA

Design Advisories Alerted on October 13, 2014

10/13/2014 (Xilinx Answer 62157) Design Advisory for MIG UltraScale QDRII+ - pinout DRC violations not caught in I/O Planner

Design Advisories Alerted on July 28, 2014

04/28/2014 (Xilinx Answer 61611) Design Advisory for Kintex UltraScale ASCII Package Files Update

Revision History:

07/06/2015 Added 64838
10/13/2014 Added 62157
AR# 61598
Date Created 07/23/2014
Last Updated 11/25/2015
Status Active
Type Design Advisory
  • Kintex UltraScale