UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61612

LogiCORE IP SMPTE SD/HD/3G-SDI (SMPTE SDI) v3.0 - When using XAPP592 v2.0, why does the SMPTE 352 payload ID capture module in the SMPTE SDI receiver core lock up when the GTX RX changes line rates?

Description

When using XAPP592 v2.0, why does the SMPTE 352 payload ID capture module in the SMPTE SDI receiver core lock up when the GTX RX changes line rates?

Solution

In XAPP592 v2.0, the SMPTE ST 352 payload ID capture module in the SMPTE SD/HD/3G-SDI cores receiver can become stuck in an illegal state when the GTX RX changes line rates. 
 
To prevent this, it is recommended that RX portion of the SMPTE SD/HD/3G-SDI core be reset using the rx_rst port after any SDI mode change. 
 
One simple way to do this is to assert the rx_rst port High whenever the rx_change_done output of the x7gtx_sdi_control module is Low. 
 
Note:

The x7gtx_sdi_control module is supplied with XAPP592. 
 
The rx_change_done output must be synchronized to the rx_usrclk domain before it can be used to control rx_rst.

This issue has been fixed in the XAPP592 v2.1.

Linked Answer Records

Master Answer Records

AR# 61612
Date Created 07/24/2014
Last Updated 08/05/2014
Status Active
Type General Article
IP
  • SMPTE SD/HD/3G-SDI