We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61683

LogiCORE IP DisplayPort v4.2 (Rev.1) - Why do I receive a Name Protected error when using Cadence IUS for simulation?


The following "Name Protected" error is received when using Cadence IUS for simulation:

ncelab: *F,GENPAR: VHDL generic {*Name Protected*}.{*Name Protected*} displayport_v4_2_rx_vid_fifo.vhd: line 249, position 17) and verilog parameter being overridden {*Name Protected*}.{*Name Pr otected*} fifo_generator_v11_0.v: line -1, po sition -1) are not type compatible.


This will be resolved in DisplayPort v4.2 (Rev. 2) in Vivado 2014.2.

Cadence IUS users can work around this by using the namemap_mixgen option for IUS elaboration.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54522 LogiCORE IP DisplayPort - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 61683
Date Created 08/01/2014
Last Updated 08/05/2014
Status Active
Type General Article
  • DisplayPort