UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 61711

2014.2 IPI - ERROR: [BD 41-1075] Cannot create address segment for <../M0_AXI> at 0x40000000[ 2G ] because the proposed address <0x40000000[ 2G ]> is misaligned

Description

I have an interconnect that has the address bit set to 36.

While validating the block design I am receiving the error below:

ERROR: [BD 41-1075] Cannot create address segment for </mig_7series_0/memmap/memaddr> in </my_33bit_master_0/M0_AXI> at 0x40000000[ 2G ] because the proposed address <0x40000000[ 2G ]> is misaligned.

This occurs only on Windows 64 and 32 bit machines and Linux 32 bit machines. 

Linux 64 bit machines are not affected.

Solution

This issue is fixed starting in Vivado 2014.3.

AR# 61711
Date 03/16/2015
Status Active
Type General Article
Devices
  • FPGA Device Families
Tools
  • Vivado Design Suite
IP
  • AXI Interconnect