UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61833

LogiCORE IP Video Deinterlacer v3.00.a - Why does the Accept Video bit in the Control Register always readback as '0'?

Description

Why does the Accept Video bit in the Control Register always readback as '0'?

Solution

There is a know issue in the Video Deinterlacer v3.00.a where the Accept Video bit in the Control Register (0x0000) readback interface is always tied to ground.

This issue is fixed in the following:

  • Video Deinterlacer v3.00.a Rev1 or later patch with can be obtained from (Xilinx Answer 61834).
  • Video Deinterlacer v4.0 or later available in Vivado Design Suite 2013.1 or later

For a detailed list of the LogiCORE IP Video Deinterlacer Release Notes and Known Issues, see (Xilinx Answer 41969).

For a detailed list of the LogiCORE IP Video Deinterlacer Release Notes and Known Issues for Vivado Design Suite 2013.1 or later, see (Xilinx Answer 54537).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
61834 LogiCORE IP Video Deinterlacer v3.00.a - Patch Updates for the Video Deinterlacer N/A N/A
AR# 61833
Date Created 08/25/2014
Last Updated 08/26/2014
Status Active
Type General Article
IP
  • Video Deinterlacer