We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61862

2014.2 Partial Reconfiguration - Phys_opt_design reports that too many clocks are used in a clock region while no error occurs in place_design


In my partial reconfiguration design, Placer is correctly placing all of the clocks without error, but in phys_opt_design phase1, it reports the errors below and cannot continue:

ERROR: [Place 30-695] The clock region contains a Reconfigurable Module (RM). Reconfigurable Modules require reservation of clocking resources for all clock regions used by the RM. These clock reservations will affect the number of clock resources available to the rest of the design, and may lead to clocking congestion or over-utilization. Total clock capacity of clock region X0Y3 is 12. There are 13 clocks used: 11 RM clocks reserved, and 2 non-RM clocks. Of the 11 RM reserved clocks, 4 are active in the region.
ERROR: [Place 30-410] Global clock placer placed 13 clocks into clock region X0Y3, and each clock region can only have 12 clocks. An attempt to move the required 1 clocks into other clock regions failed. This could be due to the following reasons: ...


This issue is fixed in the 2014.3 release and the error message has been improved.
AR# 61862
Date Created 08/27/2014
Last Updated 02/24/2015
Status Active
Type General Article
  • Vivado Design Suite - 2014.2