UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61899

2014.3 Vivado Serial I/O Debug - IBERT - Error when upgrading from 2014.2 with a Rxrefclk of 640

Description

An error is displayed when I migrate my 2014.2 IBERT design with a rxrefclk selection of 640.

ERROR: [IP_Flow 19-3461] Value '640.000' is out of the range for parameter 'C Protocol Rxrefclk Frequency 1(C_PROTOCOL_RXREFCLK_FREQUENCY_1)' for IP 'my_ip' .
Valid values are - 100.000, 128.000, 160.000, 192.000, 193.939, 200.000, 240.000, 256.000, 290.909, 300.000, 320.000, 387.879, 400.000, 480.0

Solution

This error is due to 640 being out of spec, and timing not being met.

The 640 selection was removed in the 2014.3 release.
AR# 61899
Date Created 09/02/2014
Last Updated 10/10/2014
Status Active
Type General Article
Devices
  • FPGA Device Families