UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 61946

Virtex UltraScale GTY - UG578 v1.0 - incorrect description for reference clock selection above 16.375 Gbps

Description

UG578 v1.0 states on page 19 that for line rates above 16.375 Gbps a reference clock input local to the quad must be used.

This needs to be more restrictive.


Solution

For line rates > 16.375 Gbps:


  • QPLL0 can only be driven from GTREFCLK0
  • QPPL1 can only be driven from GTREFCLK1

This is added to v1.2 of the user guide.

The UltraScale Transceiver Wizard already follows this restriction.

AR# 61946
Date 12/23/2016
Status Active
Type General Article
Devices
  • Virtex UltraScale
IP
  • UltraScale FPGA Transceiver Wizard