We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62027

VC7222 IBERT design fails with no link status


While using the reference IBERT design the link fails to show link up.

Even though CTLE tuning is executed, no link up is seen and the error below is received:

ERROR: [Vcseserver 48-2057] Internal CTLE tuning timed out for Lane 1.
ERROR: [Labtools 27-1829] vcse_server failed during internal command 'CseXsdb_setParameters'. See previous error messages.


The GTZ IBERT Loopback setting only supports  "None"

Cross check the Loopback setting and ensure that "None" is selected.
If an external cable is connected as loopback, please execute "External CTLE Tuning"
If no loopback cable is attached, "Internal CTLE Tuning" can be executed to see the link up.

From the 2014.3 release on, it is planned to disable the Loopback setting and by default only "None" will be set.
AR# 62027
Date Created 09/11/2014
Last Updated 10/01/2014
Status Active
Type General Article
  • Virtex-7 HT
  • Vivado Design Suite