UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62031

MIG UltraScale - How do I generate a MIG IP controller with Ordering set to STRICT?

Description

How do I generate a MIG IP controller with Ordering set to STRICT?

It is not an option in the GUI, do I need to modify the generated HDL code for the controller?

Solution

This is not an option in the MIG GUI at this time, an enhancement CR has been filed to add this in the future.

Until this is added, it is necessary to make manual modification to the parameter in the generated RTL code.

This process is described below for the example design provided with the UltraScale MIG.

The following files need to be modified in the sources_1 directory tree:

  • <project_name>.srcs/sources_1/ip/mig_0/rtl/controller/mig_v5_0_ddr_mc_arb_c.sv
    • Line ",ORDERING = "NORM" needs to change to ",ORDERING = "STRICT"
  • <project_name>.srcs/sources_1/ip/mig_0/rtl/controller/mig_v5_0_ddr_mc.sv
    • Line ",ORDERING = "NORM" needs to change to ",ORDERING = "STRICT"
  • <project_name>.srcs/sources_1/ip/mig_0/rtl/ip_top/mig_v5_0_ddr3_mem_intfc.sv
    • Line ".ORDERING          ("NORM")" needs to change to ".ORDERING         ("STRICT")
  • <project_name>.srcs/sources_1/ip/mig_0/rtl/ui/mig_v5_0_ddr_ui_rd_data.sv
    • Line "parameter ORDERING    = "NORM" needs to change to "parameter ORDERING     = "STRICT"
  • <project_name>.srcs/sources_1/ip/mig_0/rtl/ui/mig_v5_0_ddr_ui.sv
    • Line "parameter ORDERING    = "NORM" needs to change to "parameter ORDERING     = "STRICT"

And the following files need to be modified in the sim_1 directory tree:

  • <project_name>.srcs/sim_1/ip/mig_0/rtl/controller/mig_v5_0_ddr_mc_arb_c.sv
    • Line ",ORDERING = "NORM" needs to change to ",ORDERING = "STRICT"
  • <project_name>.srcs/sim_1/ip/mig_0/rtl/controller/mig_v5_0_ddr_mc.sv
    • Line ",ORDERING = "NORM" needs to change to ",ORDERING = "STRICT"
  • <project_name>.srcs/sim_1/ip/mig_0/rtl/ip_top/mig_v5_0_ddr3_mem_intfc.sv
    • Line ".ORDERING          ("NORM")" needs to change to ".ORDERING         ("STRICT")
  • <project_name>.srcs/sim_1/ip/mig_0/rtl/ui/mig_v5_0_ddr_ui_rd_data.sv
    • Line "parameter ORDERING    = "NORM" needs to change to "parameter ORDERING     = "STRICT"
  • <project_name>.srcs/sim_1/ip/mig_0/rtl/ui/mig_v5_0_ddr_ui.sv
    • Line "parameter ORDERING    = "NORM" needs to change to "parameter ORDERING     = "STRICT"

After running the simulation for this modified example design using ModelSim, you will see that the ORDERING parameter setting has changed in the simulation compared to what it was in NORM mode.

NORM mode, parameter looks as follows and also, simulation on full zoom looks as follows:

NORM_Mode_SimParam.JPG
NORM_Mode_SimParam.JPG
 

NORM_WaveForm.JPG
NORM_WaveForm.JPG



STRICT mode, parameter looks as follows and also, simulation on full zoom looks as follows:

STRICT_Mode_SimParam.JPG
STRICT_Mode_SimParam.JPG
 

STRICT_WaveForm.JPG
STRICT_WaveForm.JPG

Revision History:

09/24/2014 - Initial Release

AR# 62031
Date Created 09/12/2014
Last Updated 10/14/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite
IP
  • MIG UltraScale