UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62051

AXI Interconnect v2.1 - USER signals do not propagate through the AXI Interconnect or AXI Data Width Converter

Description

The ARUSER/AWUSER/RUSER/WUSER/BUSER signals do not propagate through the AXI Interconnect or AXI Data Width Converter cores.

Why is this the case?

Solution

The AXI Data Width Converter block does not support the passing of USER signals through it as of  v2.1 .

This is due to the AXI specification not detailing how a width conversion should occur on the non-byte aligned USER signals.

As a result, when a data width conversion is performed in the AXI Interconnect core, the USER signals and their associated parameters are removed.
AR# 62051
Date Created 09/16/2014
Last Updated 09/17/2014
Status Active
Type General Article
IP
  • AXI Interconnect