We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62060

2014.2 AXI Traffic Generator: Unexpected behavior observed in ATG when Valid and Ready signals are not coming at the same time at Slave AXI interface of the core


If Valid and Ready signals are not arriving at the same time, AXI Traffic generator behaves unexpectedly.


When Valid and Ready signals at the Slave AXI interface of the IP are not given at the same clock edge by the Master interface, IP behavior is unexpected and generates undesirable outputs.
This is fixed in the 2014.3 release of Vivado Design Suite.
AR# 62060
Date Created 09/16/2014
Last Updated 09/23/2014
Status Active
Type Known Issues
  • Vivado Design Suite - 2014.2
  • AXI Traffic Generator