We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62305

2014.3 Vivado - The default selection for "Copy sources into the project" has changed to unchecked


In Vivado 2014.3, when adding sources to a project, the default selection of "Copy sources in to project" is disabled (unselected).

This is a change from previous versions.

What is the reason for this?


In Vivado 2014.3 the default for "Copy sources in to project" was changed to "disabled" in order to be more in line with the Vivado Revision control methodology.

The methodology recommends keeping separate the RTL project infrastructure and Design sources (VHDL, Verilog, XDC, ...).
This behavior can be changed in Tools--> Options as shown below.


AR# 62305
Date Created 10/01/2014
Last Updated 12/11/2014
Status Active
Type General Article
  • FPGA Device Families
  • Vivado Design Suite - 2014.3