UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62376

2015.2 - UltraScale - How can I interface a STARTUPE3 primitive to axi_emc_ip or axi_quad_spi_ip so that I can access parallel NOR/BPI flash or QSPI flash after configuration?

Description

In UltraScale FPGA, how can I interface a STARTUPE3 primitive to axi_emc_ip or axi_quad_spi_ip so that I can access parallel NOR/BPI flash or QSPI flash after configuration?

Solution

The AXI EMC and AXI QUAD SPI IP cores do not currently support the automatic instantiation of the STARTUPE3 primitive.

The STARTUPE3 primitive must be manually instantiated in the top module to access flash in post-configuration mode.

The user must instantiate and connect the STARTUPE3 primitive in their top level design file to enable post-configuration access to the flash.

The files attached provide a reference example design and more information on how to use the STARTUPE3.

  • For axi_quad_spi_ip : AXI_QUAD_SPI_IP_STARTUPE3.zip
  • For axi_emc_ip: AXI_EMC_IP_STARTUPE3.zip

The designs attached were created and tested with Vivado Design Suite 2015.2. To build the design please read the respective "README.TXT" file for more information.

This issue exists in Vivado software starting from 2014.x up to 2015.2. Vivado Design Suite 2015.3 is targeted to have the option to automatically add the STARTUPE3 primitive when needed from the AXI_QSPI or AXI_EMC IP.

Attachments

Associated Attachments

Name File Size File Type
AXI_QUAD_SPI_IP_STARTUPE3.zip 2 MB ZIP
AXI_EMC_IP_STARTUPE3.zip 1 MB ZIP
AR# 62376
Date Created 10/07/2014
Last Updated 09/23/2015
Status Active
Type General Article
Devices
  • Kintex UltraScale
  • Virtex UltraScale
Tools
  • Vivado Design Suite - 2014.3
IP
  • AXI External Memory Controller
  • AXI Quad SPI