UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62477

SysGen 2014.2 & 2014.3: Assert block broken with Floating Point datatypes

Description

I am simulating a Vivado HLS model, and in the design there is an Assert block on a Floating-point precision input signal ("provide output port" enabled on the Assert block).


The simulation output of the Vivado HLS model is invalid.


However, If I remove the Assert block, the simulation results of the Vivado HLS model correspond to the original simulation results from the Vivado HLS program.

Solution

This is the Known issue in Vivado Sysgen 2014.3.

This has been fixed in the 2014.4 release of Vivado.

AR# 62477
Date Created 10/14/2014
Last Updated 03/05/2015
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2014.3
  • Vivado Design Suite - 2014.4