We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62506

2014.3/2014.4 Virtex UltraScale - incorrect BRAM FMAX_ECC in pulse width check


In my design, the configuration of the RAMB is block RAM and FIFO in ECC configuration with PIPELINE and Block RAM in Write First or No Change mode.

However, the value used for pulse width check is 1.887ns (530MHz) instead of 1.515ns (660MHz).

As per the datasheet, (DS893)


Pg27, "Table 27: Block RAM and FIFO Switching Characteristics"

FMAX_ECC for speed grade -3 in this type of RAMB configuration is 660MHz.


This is a known issue. 

The FMAX_ECC value in this configuration should be 660MHz as documented in datasheet.

The issue will be fixed in the 2015.1 release.

AR# 62506
Date Created 10/16/2014
Last Updated 02/13/2015
Status Active
Type General Article
  • Vivado Design Suite