UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62515

AXI Bridge for PCI Express Gen3 v1.0 - VC709 example design with fails during implementation

Description

Version Found: 1.0
Version Resolved and other known issues: (Xilinx Answer 61898)

I am implementing the AXI Bridge for PCI Express Gen3 v1.0 core example design for a VC709 board with the default PCIe Block location.

The implementation is failing with critical warnings and errors.

Solution

This is a known issue to be fixed in the next release of the core.

To work around this issue, make the following changes in the default GUI:

From:

a.png


To:

b.png




Note: "Version Found" refers to the version the problem was first discovered.

The problem may also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

 

Revision History:
10/26/2014 - Initial Release

AR# 62515
Date Created 10/16/2014
Last Updated 11/25/2014
Status Active
Type Known Issues
IP
  • AXI PCIe Gen3