UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 62582: LogiCORE IP DisplayPort v5.0 - Why are the M_VID and M_AUD values doubled when the GT Interface Width is set to 32-bits?

AR# 62582

LogiCORE IP DisplayPort v5.0 - Why are the M_VID and M_AUD values doubled when the GT Interface Width is set to 32-bits?

Description

Why are the M_VID and M_AUD values doubled when the GT Interface Width is set to 32-bits?

Solution

This is a known issue that is fixed in the DisplayPort v5.0 (Rev. 1) in Vivado 2014.4 and later.

You can work around this issue by dividing the value by 2.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54522 LogiCORE IP DisplayPort - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 62582
Date 10/23/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2014.3
IP
  • DisplayPort