UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62620

2014.3 Virtex UltraScale - Reset net driving BUFG_GT.CLR pin is unroutable because opt_design failed to insert BUFG_GT_SYNC to reach it

Description

A case has been seen where a reset net driving a BUFG_GT.CLR pin failed to route.

According to UG572 page 26 opt_design should insert a BUFG_GT_SYNC so that the connection is routable. 

 
 
BUFG_GT_SYNC.png




Solution

A CR has been filed to investigate the failure of opt_design to auto-insert the BUFG_GT_SYNC.

To work around this in the meantime, instantiate the BUFG_GT_SYNC.

AR# 62620
Date Created 10/27/2014
Last Updated 11/05/2014
Status Active
Type General Article
Devices
  • Kintex UltraScale
  • Virtex UltraScale
Tools
  • Vivado Design Suite - 2014.3
  • Vivado Design Suite - 2014.2
  • Vivado Design Suite - 2014.1