We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62871

MIG 7 Series - AXI - DDR3/2 - Margin Check does not work when AXI is enabled


Version Found: MIG 7 Series v2.2
Version Resolved: See (Xilinx Answer 54025)
If you are using the built-in Margin Check feature of the MIG core, you must disable AXI as it is not set up to have AXI enabled.


This will be resolved in the 2015.3 release.

For now, the workaround to use the built-in Margin Check feature is to disable the AXI interface.

Revision History:

11/19/2014 - Initial Release

AR# 62871
Date Created 11/18/2014
Last Updated 11/28/2014
Status Active
Type General Article
  • MIG 7 Series