UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 62872

MIG UltraScale - Replacing XCI with synthesized/implemented netlist does not work

Description

Adding a synthesized and implemented MIG core netlist to a Vivado project instead of the XCI file can cause failures in hardware. 

Solution

The MIG UltraScale core requires an ELF file for the MCS, and the mechanism to populate the ELF data into the MCS BRAMs will be lost if only the netlist is used.

As a result, only use of the XCI file is supported.

Revision History:
12/01/2014 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
58435 DDR4, DDR3, QDRIV, QDRII+, RLDRAM3, LPDDR3 UltraScale and UltraScale+ - IP Release Notes and Known Issues N/A N/A
AR# 62872
Date 12/02/2014
Status Active
Type General Article
Devices
  • Kintex UltraScale
  • Virtex UltraScale
IP
  • MIG UltraScale