We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62930

MIG UltraScale DDR3/DDR4 - tCCD and tRTW violations can cause data errors in multi-rank and DDR4 x16 configurations


Version Found: MIG UltraScale v6.1
Version Resolved: See (Xilinx Answer 58435)

tCCD (including tCCD_L and tCCD_S) and tRTW violations can occur as a result of a known issue with the MIG UltraScale DDR3/DDR4 controller for DDR4 x16 and DDR3/DDR4 multi-rank configurations only.

All other single rank or DDR4 x4 and x8 configurations or x16 interfaces running <1333Mbps are not affected.

These violations can be seen in behavioral simulations and can result in data errors in hardware and should not be ignored.


In order to resolve this issue installing the attached tactical IP patch is required.

To install the patch, extract the contents of "AR62930_MIG_UltraScale_v6_1_preliminary_rev1.zip" to the 2014.4 install directory (for example, C:\Xilinx\Vivado\2014.4\), then open Vivado 2014.4 and regenerate all of your MIG UltraScale IP.

: This tactical patch is only compatible with the Vivado 2014.4 and MIG UltraScale v6.1 IP.

Revision History:
12/16/2014 - Initial Release


Associated Attachments

Name File Size File Type
AR62930_MIG_UltraScale_v6_1_preliminary_rev1.zip 1 MB ZIP

Linked Answer Records

Master Answer Records

AR# 62930
Date Created 11/24/2014
Last Updated 12/17/2014
Status Active
Type Known Issues
  • Kintex UltraScale
  • Virtex UltraScale
  • MIG UltraScale