UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62991

UltraScale Integrated 100 Gb/s Ethernet Core v1.4 and earlier - Max packet length can be increased from GUI setting

Description

When generating the UltraScale Integrated 100 Gb/s Ethernet Core v1.4 and earlier the max packet length is limited to 9600 bytes.  

This size can actually be increased up to 16383 bytes and will be addressed in a future release of the core.

Solution

This can be modified in the core top level hdl file by changing:
 

.C_RX_MAX_PACKET_LEN(9600),

to

.C_RX_MAX_PACKET_LEN(16383),


AR# 62991
Date Created 12/01/2014
Last Updated 12/02/2014
Status Active
Type General Article
IP
  • 40G/100G Ethernet Core