UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63011

2014.4 Partial Reconfiguration - Application Exception error occurs when running update_design for two RMs at the same time

Description

There are 2 RMs in a fully routed partial reconfiguration design. 

The below error occurs when I attempt to update 2 RMs to black box with the following command:

update_design -cell {u0_RM u1_RM}  -black_box

ERROR: [Common 17-70] Application Exception: Net u1_RM/XX/clk_sys has NULL ParentLH, netlist be corrupted.

Solution

This issue has been fixed in the 2015.1 release of Vivado.

As a work-around in 2014.4, you can update the RMs to black box one by one:

update_design -black_box -cell [get_cells {u0_RM }]

update_design -black_box -cell [get_cells {u1_RM }]
AR# 63011
Date Created 12/03/2014
Last Updated 01/23/2015
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2014.4