We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63124

2014.4 Partial Reconfiguration - False PR_VERIFY error (ERROR: [Constraints 18-965] HDPRVerify-16) occurs


I have a Partial Reconfiguration (PR) design that fails PR_VERIFY because a node is used by different RPs in different configurations. 

Config1 - Node has the driver and load inside of RP1.
Config2 - Node has the driver in RP2, and load in RP1. The connection is a direct connect between the RPs (with PP_LOCS) and is a valid connection. 

PR_VERIFY issues the following FALSE error in this situation:

ERROR: [Constraints 18-965] HDPRVerify-16: reconfigurable cell partial1 in checkpoint ./Implement/Config_IFFT_POWER_FFT_POWER/top_ofdm_static_route_design.dcp and reconfigurable cell partial2 in checkpoint ./Implement/Config_IFFT_SPEED_FFT_SPEED/top_ofdm_static_route_design.dcp are sharing the same routing node INT_X28Y180/BOUNCE_E_7_FTS. If the two partial bitstreams are combined in the same design, there will be a short-circuit created due to the same node driven by two different drivers.


This issue is scheduled to be fixed in the 2015.1 release of Vivado Design Suite.
AR# 63124
Date Created 12/14/2014
Last Updated 02/16/2015
Status Active
Type General Article
  • Kintex UltraScale
  • Virtex UltraScale
  • Vivado Design Suite - 2014.4