UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63153

2014.3 Hierarchical Design - HD.CLK_SRC constraint fails to be set on clock bus port

Description

There is a 12 bit clock bus port in my design.

Vivado will not allow a HD.CLK_SRC constraint to be applied to it, even though the clock exists.

I am receiving the Error Message below:
 

ERROR: [Common 17-69] Command failed: Cannot set clk_src on port Fifo_Rd_Clk[0] that does not contain a clock constraint or it is not a clock net. please use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.
I can see clock do existing in the design with the below command:
%get_clocks -of [get_ports Fifo_Rd_Clk[0]]

Solution

This issue is fixed in the 2015.1 release of Vivado.
AR# 63153
Date Created 12/16/2014
Last Updated 03/04/2015
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2014.3