UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63338

Aurora 8B10B v10.3/Aurora 64B66B v9.3 - When core is generated with DRP_MODE as "Disabled" in IPI, is resulting in floating DRP input ports at _core level

Description

When Aurora 64b66b is generated with DRP_MODE set to "Disabled" in the IPI design and a top level wrapper is created, The DRP input ports at the _Wrapper level are left unconnected in the <component_name>_core.v file.

This will result in compile errors during synthesis stage.

Solution

This is a known issue with Aurora 8B10B v10.3/Aurora 64B66B v9.3 cores in IPI use mode only.

This issue is fixed in the 2015.1 release.

As a work-around, the <component_name>_core.v file needs to be updated.

The DRP input ports connected in the wrapper instance need to be connected to GND.

Revision History:

01/28/2015 - Initial Release

AR# 63338
Date Created 05/29/2015
Last Updated 02/13/2015
Status Active
Type General Article
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
  • More
  • Kintex UltraScale
  • Virtex UltraScale
  • Less
IP
  • Aurora 64B/66B
  • Aurora 8B/10B