We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63345

JESD204 v6.0 PG066 Product Guide - Table 2-30 Error Reporting bits are swapped


In (PG066), JESD204 v6.0, Table 2-30 contains the register description for the Error Reporting (RX Only) register:



Bit 8 and bit 0 appear to be swapped when compared to the jesd204_0_block.v file.  

Which is correct?


The file jesd204_0_block.v is correct.  

Table 2-30 in (PG066) should show the following:


Disable Error Reporting using SYNC interface is bit 8.

Link Error Counters enable is bit 0.

This is corrected in v6.1 of the Product Guide, (PG066).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54480 LogiCORE IP JESD204 - Release Notes and Known Issues for Vivado 2013.1 and newer tools N/A N/A
AR# 63345
Date Created 01/20/2015
Last Updated 04/30/2015
Status Active
Type General Article
  • JESD204