ISIM does not support tracing of VHDL variables.
Is this feature available in Vivado?
This feature is not yet supported.
To confirm this behavior, you can run simulation for the attached test case by following the steps below:
|Name||File Size||File Type|