UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63636

Virtex-6 GTX - TXRESETDONE fails to assert but RXRESETDONE asserts HIGH

Description


Issue: TXRESETDONE is LOW but RXRESETDONE is HIGH

If you observe the following behavior, please check the solution mentioned below.

1. TXBUFSTATUS shows overflow/underflow when TXRESETDONE is getting de-asserted.

2. Issue occurs only after programming the FPGA. Applying GTTXRESET after this will resolve the issue. 

3. Issue occurs only in slave serial configuration mode. In JTAG mode, the issue does not occur.

4. Issue occurs when RXPLL is shared for both the TX and the RX path. If TXPLL is enabled, the issue does not occur.

5. Issue occurs whether USERCLKs are generated using the GT reference clock (or) TXOUTCLKPMA_DIV2 as the source for TXOUTCLK.

Solution

Check if the capacitor used with the reference clock is higher than the recommended 10nF value.

Revision History:

02/19/2015 - Initial Release

AR# 63636
Date Created 02/19/2015
Last Updated 03/06/2015
Status Active
Type General Article
Devices
  • Virtex-6 LXT
  • Virtex-6 SXT