UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63689

MIG UltraScale QDRII+ - Read Latency 2.0 (RL2) and Burst Length 2 (BL2) designs fail simulation with Cypress memory model

Description

Version Found: MIG UltraScale v7.0
Version Resolved: See (Xilinx Answer 58435)

For MIG UltraScale QDRII+ designs configured for Read Latency 2.0 (RL2) and Burst Length 2 (BL2), IES and VCS simulations can fail with data mismatch error messages coming from the Cypress memory model.

Solution

This is a known issue with the CY7C2644KV18 and CY7C2542KV18 Cypress memory models.

Please contact Cypress directly to resolve this issue with their models.

Revision History:
02/24/2015 - Initial Release

Linked Answer Records

Master Answer Records

AR# 63689
Date Created 02/24/2015
Last Updated 04/30/2015
Status Active
Type Known Issues
Devices
  • Kintex UltraScale
  • Virtex UltraScale
IP
  • MIG UltraScale