We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63713

KUCon-TRD02 - KCU105 PCI Express Memory-Mapped Data Plane TRD - Windows implementation results in timing violations


Implementing the KUCon-TRD02 PCI Express Memory Mapped Data Plane Application Targeted Reference Design in Windows can result in timing violations when running Vivado 2014.4.1.


The KUCon-TRD02 PCI Express Memory Mapped Data Plane Application TRD can give timing violations in Vivado 2014.4.1 on Windows.

Timing violations can be eliminated by implementing the design in Vivado 2014.4.1 on a Linux operating system.

Linked Answer Records

Master Answer Records

AR# 63713
Date Created 02/26/2015
Last Updated 01/08/2016
Status Active
Type General Article
Boards & Kits
  • Kintex UltraScale FPGA KCU105 Evaluation Kit