UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63722

2014.4.1 - Vivado UltraScale Partial Reconfiguration - Floorplan limitation for reconfigurable module containing Global Clock Resource

Description

In 7 series devices, the global clock resource cannot be reconfigured. 
 
In UltraScale devices, the global clock resource is reconfigurable.
 
Is there any limitation on the pblock of a reconfigurable module containing a global clock resource?

Solution

When you create a pblock for a reconfigurable module with a global clock resource, the pblock should be rectangular and cover the whole clock region.
 
"Hole in clock region" and L shapes for a pblock are not supported.
 
From Vivado 2015.1 on, a DRC error message will be reported when this illegal pblock is detected during place_design.
 
Example message:
 

ERROR: [DRC 23-20] Rule violation (HDPR-56) Reconfigurable Pblock using Global Clock resources must be simple rectangle shapes and clock region aligned - HD.RECONFIGURABLE Pblock 'pblock_XX' is not a simple rectangle.
A reconfigurable Pblock that ranges Global Clock sources must be a simple contiguous rectangle of clock regions. 
Please re-floorplan to make a simple rectangle using complete clock regions.

 

Linked Answer Records

Associated Answer Records

AR# 63722
Date Created 02/26/2015
Last Updated 05/11/2015
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2015.1