UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63782

Vivado 2014.4, Processing System 7 - Zynq Processing System 7 IP does not generate IO constraints for Automotive or Defense-grade devices

Description

The Zynq Processing System 7 IP does not generate I/O constraints for Automotive or Defense-grade devices, how do I work around this issue?

Solution

A workaround for this issue is to use a commercial version of the device to generate the constraints and then apply it to a top-level .xdc file, with the port names updated.

This issue is planned to be fixed in Vivado 2015.1.
AR# 63782
Date Created 03/03/2015
Last Updated 03/04/2015
Status Active
Type General Article
Devices
  • XA Zynq-7000
  • Zynq-7000Q
Tools
  • Vivado Design Suite - 2014.4.1
  • Vivado Design Suite - 2014.4
  • Vivado Design Suite - 2014.3
IP
  • Processing System 7