We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63804

2015.1 XADC Wizard - Example design simulation fails when using DCLK frequency less than 12MHz.


DCLK is supported between the range of 8 - 250MHz.

If running between 8-11MHz the example design simulation fails due to a timing issue with the design.txt file that is created for the example design.


To work around the issue, simulate with a DCLK frequency of 12MHz or greater.

AR# 63804
Date 04/30/2015
Status Active
Type General Article
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Zynq-7000
Page Bookmarked