UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63833

2015.1 - Vivado IP Integrator - Receiving the warning: Packaged MicroBlaze bd design was added to a new project which was ignoring ELF file in MicroBlaze: "mb_bootloop_le.elf"

Description

I have a simple MicroBlaze block design that I packaged in Vivado IP Packager. 

I have added this packaged IP to another BD. 

However, during implementation I see the warning below:

Packaged MicroBlaze bd design was added to a new project which was ignoring ELF file in MicroBlaze: "mb_bootloop_le.elf"

How can I work around this issue?

 

Solution

The scoping properties will need to be set manually. 

These scoping properties are SCOPED_TO_REF, and SCOPED_TO_CELLS (STR, and STC).

 

The STR will be the name of your packaged IP.

The STC will be the MicroBlaze cell name in the block design.

To find the STC, Open the IP (right click in BD and select edit in IP packager).
 
Run the command below in the TCL console and use the first returned result as the STC.
 
get_bd_cells *microblaze*

To set the STR/STC, use commands below in the TCL console:

set_property SCOPED_TO_CELLS INSERT_STC [get_files mb_bootloop_le.elf]
set_property SCOPED_TO_REF INSERT_STR [get_files mb_bootloop_le.elf]
AR# 63833
Date Created 03/09/2015
Last Updated 04/30/2015
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2015.1
IP
  • Microblaze
  • MicroBlaze Micro Controller System (MCS)