UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63871

SDK 2015.1: Memory Accesses in XSDB Fails with the Error “Invalid address – it can hang PS interconnect"

Description

When I try to access address regions such as AFI, PL regions, Linear QSPI etc, I encounter the following error message:

Invalid address - it can hang PS interconnect

Why does this error occur and how can I work around it?

Solution

The error occurs because access to some address ranges such as AFI, PL regions, Linear QSPI etc., is blocked by "hw_server" by default. 

To access these address ranges, you can load the Vivado hardware design using the "loadhw" command in XSDB, so that XSDB can set all of the valid ranges to "hw_server".

Alternatively, you can use the "memmap" command in XSDB to set a valid range. 

See the help for "loadhw" or "memmap" commands in XSDB for more details. 
AR# 63871
Date Created 03/11/2015
Last Updated 04/30/2015
Status Active
Type General Article
Devices
  • Zynq-7000
Tools
  • Vivado Design Suite - 2015.1