We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63930

2015.2 Vivado IP Flows - Show hierarchy button is grayed out if the .xci file is under the hierarchy of another .xci file


I am trying to look at the hierarchy of an IP core I created in the Vivado Hierarchical Source View (HSV).

However, I am not able to expand the hierarchy of an XCI file that is created as a sub-block of another IP core.

For example:

If I generate an example design with PCIe Gen3 on UltraScale Virtex, I see the Show Hierarchy button is grayed out and the Hierarchy of the *gt.xci does not display.

the *gt.xci is a lower level file, which is under the pcie3_ultrascale_0.xci.


Vivado will have a problem displaying the hierarchy of a sub-core IP module if the upper level IP core hierarchy is expanded by itself first.

To work around this issue, do the following:

  1. Right click on the top level IP core and select IP Hierarchy -> Hide All Hierarchy (If the IP core hierarchy has already been expanded).

  2. Right click on the top level IP core and select IP Hierarchy -> Show All Hierarchy.
AR# 63930
Date Created 03/16/2015
Last Updated 07/08/2015
Status Active
Type Known Issues
  • Vivado Design Suite - 2015.1
  • Vivado Design Suite - 2015.2