We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63934

2015.1 Vivado Partial Reconfiguration - How to use "-cell" switch of report_timing/report_timing_summary command in partial reconfiguration design


From Vivado 2015.1, the -cell switch is supported in the report_timing/report_timing_summary command.

How can I use this switch in a Partial Reconfiguration (PR) design?


The use of a -cell switch allows you to create timing reports on a cell level.

This switch is intended to support a Partial Reconfiguration flow where there is a need to signoff on design partitions individually.
You could focus on timing analysis of specific Reconfigurable Modules (RM) as the static design and other RMs remain the same (there is no need to reverify static or reused RMs).
Nevertheless, it is not limited to PR partitions and can be used on any hierarchical cell of a design.
This "-cell" switch is compatible with the other switches and can target all available architectures.
One cell (Only one cell) can be specified by name, or as an object returned by the get_cells command.
Example command to report timing in cell level, assuming U1 is the name of the RM:
report_timing -cell [get_cells U1] -name test_2 -max_paths 100 -delay_type min_max
report_timing_summary -cell [get_cells U1] -name test_1 -max_paths 100 -delay_type min_max

Note: paths whose startpoint or endpoint belong to the cell hierarchy are reported. 
To report the interface timing of the hierarchical cell, you can use the following command:
report_timing -cell [get_cells U1] -name test_1 -max_paths 100 -through [get_pins]
Currently the delay between partition pin and endpoint in RM cannot be reported.
AR# 63934
Date Created 03/17/2015
Last Updated 04/30/2015
Status Active
Type General Article
  • Vivado Design Suite - 2015.1